Regviz

Espressif Systems /ESP32-S3 /SENSITIVE /CORE_0_PIF_PMS_CONSTRAIN_5

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CORE_0_PIF_PMS_CONSTRAIN_5

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/SENSITIVE/CORE_0_PIF_PMS_CONSTRAIN_5#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_HINF 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0 0CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1

Description

Core0 access peripherals permission configuration register 5.

Fields

CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART

Core0 access uart permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1

Core0 access g0spi_1 permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0

Core0 access g0spi_0 permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO

Core0 access gpio permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2

Core0 access fe2 permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE

Core0 access fe permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC

Core0 access rtc permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX

Core0 access io_mux permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_HINF

Core0 access hinf permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC

Core0 access misc permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C

Core0 access i2c permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0

Core0 access i2s0 permission in world1.
CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1

Core0 access uart1 permission in world1.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data